

M63532P

32Kx32 PIPE-LINED BRAM LOW VOLTAGE CACHE BURST SRAM

PRELIMINARY DATA

- 32Kx32 SYNCHRONOUS SRAM
- \blacksquare LOW VOLTAGE: 3.3V \pm 0.3V
- **PIPE-LINED OUTPUT REGISTERS** SUPPORTS 3-1-1-1 CACHE BURST LINE **FILLS**
- FAST CYCLE TIMES: 75, 66, 60MHz
- CLK to DATA ACCESS: 7, 8, 9ns Max
- **INTERLEAVE or LINEAR BURST COUNTER**
- **INPUT & OUTPUT REGISTERS**
- **SELF-TIMED WRITE CYCLE**
- **THREE STATE COMMON I/O**
- **ASYNCHRONOUS OUTPUT ENABLE (OE)**
- **BURST CONTROL INPUTS:** ADSP, ADSC, ADV
- **BYTE WRITE SELECTS: (BWE1 BWE4)**
- GLOBAL WRITE ENABLE (GW)
- **JEDEC STANDARD 100 PIN TOFP**
- **SNOOZE MODE INPUT**

DESCRIPTION

The M63532P BRAM[®] is a 1,048,576-bit CMOS Burst SRAM, organized as 32,768 words x 32 bits. It isfabricated using SGS-THOMSON'slow power, high performance, 3.3V HCMOS technology. The device integrates a 2-bit burst counter, address registers, input and output registers, and high speed synchronous SRAM onto a single chip. The M63532P is specifically adapted to provide a burstable, high performance secondary cache for fourth and fifth generation X86 and RISC microprocessors. The device has output registers to support pipe-lined read operations where output data is provided from the previous cycle at the rising edge of clock.

The M63532P is available in a 100 pin 14x20mm JEDEC standard thin quad plasticflat-pak (TQFP). The device provides multiple power and ground pins to reduce effects induced by output noise for high performance applications. All power (V $_{\rm CC}$ and V_{CCQ}) and ground (GND, and GND_Q) pins must be used for proper device operation. The BRAM requires a $3.3V_±$ 0.3V power supply, and all inputs and outputs are TTL compatible.

Table 1. Signal Names

Note: All power and ground pins must be connected for proper device operation.

April 1996 1/20

This is preliminary infor mationon a new product now in developmentor undergoing evaluation. Detailsare subject to change without notice.

Warning: NC = Not Connected.

DEVICE OPERATIONS

Burst operationscan be initiated with either ADSP (processor address status) or ADSC (controller address status). The burst advance input ADV, allows the next burst address to be generated internal to the BRAM.

Cache burst read cycles are initiated with ADSP, without regard to ADSC or BWE, using the external address clocked into the on-chip address registers when \overline{ADSP} is sampled LOW. All Chip Selects must be asserted for ADSP to begin the burst cycle. The output buffers will be enabled by \overline{OE} when the BRAM is selected. If the device is going from a deselect to a select mode, the device will be selected and the outputs enabled on the following clock cycle. In a read operation, data accessed by the current registered address will be available t_{KQ} from the next rising clock edge in a pipe-lined fashion.

Table 2. Pin Description

| Signal | VO | Property Asserted | Pin# | Description | | | |
|------------------|-----------|------------------------------------|--------|---|--|--|--|
| K. | T | CLOCK | 89 | Clock: All inputs except OE and ZZ are synchronous to the rising edge of K. | | | |
| A0-A14 | T | SYNC | Note 1 | Address: Sampled when Chip Selects are true and ADSP or ADSC is asserted active LOW at the rising edge of K. | | | |
| DQ0-DQ31 | I/O | SYNC | Note 2 | SRAM data Input/Outputs: DQs remain high impedance except when \overline{OE} is asserted LOW. Data In is valid during write cycles, Data Out is valid during read cycles provided OE is asserted. | | | |
| CE ₁ | T | SYNC, LOW | 98 | Master Chip Enable: Sampled on the rising edge of K with ADSP or ADSC. When CE1 is HIGH, ADSP is blocked. Refer to the synchronous truth table. | | | |
| CE ₂ | I | SYNC, HIGH | 97 | Synchronous Chip Select, used to select the device, and for memory depth expansion. Sampled when a new address is loaded. | | | |
| CE ₃ | I | SYNC, LOW | 92 | Synchronous Chip Select, used to select the device, and for memory depth expansion. Sampled when a new address is loaded. | | | |
| ADSP | T | SYNC, LOW | 84 | Address Status Processor: Used to load a new address or select the device. | | | |
| ADSC | I | SYNC, LOW | 85 | Address Status Cache Controller: Used to load a new address. or select or deselect the device. | | | |
| ADV | I | SYNC, LOW | 83 | Burst Address Advance: Commands internal burst counter. | | | |
| GW | L | SYNC, LOW | 88 | Global Write Enable: Supersedes all other write enable inputs. | | | |
| BWE | T | SYNC, LOW | 87 | Master Byte Write Enable: Must be asserted with one or more byte select signals during a write cycle to perform a write operation to the SRAM. | | | |
| BW1-BW4 | T | SYNC, LOW | Note 3 | Byte Write Selects to select 1 of 8 bit bytes of the 32-bit data bus. | | | |
| ŌE | I | ASYNC, LOW | 86 | Output Enable: Asynchronous DQ control when the device is selected. | | | |
| LBO | ı | STATIC | 31 | Linear Burst Order: GND = Linear burst count. V_{CC} = Interleave burst count. The LBO input must be tied to V _{CC} or GND, and cannot change during device operation. | | | |
| ZZ | I | ASYNC, HIGH | 64 | Snooze Mode Input: Overrides all control logic. Requires all inputs at CMOS levels. Asserted HIGH. The ZZ pin is tied to GND if this mode is not used. (See ZZ Mode table and timing.) | | | |
| Vcc | Supply | 3.3V | Note 4 | Core Power Supply: $3.3V \pm 0.3$ | | | |
| GND | Supply | Ground | Note 5 | Device ground: 0 volts. | | | |
| Vcco | Supply | 3.3V | Note 6 | Isolated Output Buffer Supply: $3.3V \pm 0.3$ | | | |
| GND _Q | Supply | Ground | Note 7 | Isolated Output Buffer Ground: 0 volts. | | | |

Notes: 1. Address inputs are listed respectively as A0-A14: 37,36,35,34,33,32,100,9982,81,44,45,46,47,48.
2. DQs are listed respectively as D0-D31: 52,53,56,57,58,5962,63,68,69,72,73,74,75,78,79,2,3,6,7,8,9,12,13,18,19,2

25,28,29.
3. Byte Write Selects are listed respectively as: BW2, BW3, BW4: 93,94,95,96
4. Vcc pins: 15,41,65,91
5. GND pins: 17,40,67,90
6. Vcco pins: 4,11,20,27,54,61,70,77

7. GNDQ pins: 5,10,21,26,55,60,71,76

Figure 2. Block Diagram

SGS-THOMSON
MIGROELECTROMICS $\sqrt{27}$

4/20

Table 3. Synchronous Truth Table

Notes: 1. X = Don't Care. H is logic HIGH. L is logic LOW. The ZZ input is presumed LOW for all cases of the truth table.
2. This is a synchronaus device. All inputs except OE must meet the specified setup and hold times r

if CE1 is HIGH). A Write operation can only be performed on the subsequent clock.
4. WE = L means a valid write cycle is initiated by proper assertion of write enable signals. A Write cycle is defined by at least
0. One B

7. This device contains circuitry that ensures the DQs will be High-Z during power-up. 8. OE controls the state of the data bus (DQ) when the device is selected. DQs are High-Z when the device is deseleded. OE is a

"don't care" when a byte write enable is sampled low initiating a valid Write cycle. 9. The device is presumed selected in a previous cycle for logic states 11-22.

Table 4. ZZ Mode Truth Table

Notes: 1. When ZZ is asserted HIGH, the device will enter a Snooze Mode within tzzs. K must continue for a minimum of two valid cycles once ZZ goes HIGH.

2. Refer to the Synchronous Truth Table given above.

Table 5. Partial Write Truth Table

Notes: 1. X = Don't Care. H is logic HIGH. L is logic LOW.

2. All byte write signals are synchronous inputs to the rising edge (LOW-to-HIGH) transition of K.

DEVICE OPERATIONS (cont'd)

The ADV input is ignored on the clock edge that samples ADSx asserted, but is sampled on all subsequent clock edges. The address is incremented internally to the BRAM for each read burst access where BWE and GW are sampled HIGH, ADV is asserted LOW, and both address strobes are HIGH. Data is always valid at t_{KQ} for all Outputs (DQ0-DQ31) from the rising of clock (K).

The ADV input (burst address advance) provides control of the burst counter. The ADV input controls subsequentburst dataaccesses after the first data of the burst cycle is processed. Each time \overline{ADV} is active low for subsequent bursts at the rising edge of the clock input, the burst counter is advanced to the next burst address. The address is advanced before the operation. The BRAM will suspend the address burst sequence when the ADV pin is high during positive clock transitions. Upon completion of the full internal burst count, the address will wrap-around to its initial base address. The logic state of the LBO input determines the burst sequence as interleave ($i486$ TM or PentiumTM for Intel bursts) or linear for other processors (RISC, Power PC, Cyrix 6x86).

Write cycles are performed by disabling the outputs with \overline{OE} prior to asserting \overline{BWE} .

A global write enable (\overline{GW} = LOW) writes all 32 bits regardless of the state of BWE or individual byte write select inputs. When GW is HIGH, one or more bytes can be written by asserting BWE and individual byte write selects (BWE1 - BWE4). The byte write table shows which byte write selects controls DQ0-DQ31. BWE is ignored on rising clock edges that sample ADSP LOW, but is sampled on all subsequent rising clock edges.

Output buffers are disabled t_{KQHZ} after K when BWEor GW is sampled LOW (independentof OE). Data is clocked into the data input register when a proper write operation is implemented. The write cycles are internally self-timed, and are initiated by the rising edgeof the clock input. Awrite burst cycle continues with the address incremented internal to the BRAM when BWE and ADV are sampled LOW at the next rising clock edge.

Table 6. Asynchronous Truth Table

Notes: 1. X = Don't Care. H is logic HIGH. L is logic LOW.

2. For a cache write cycle following a read operation, \overline{OE} must be high t_{OEHZ} before the input data required set-up time, and be held high through the input data hold time.

3. Deselect from previous cycle.

Table 7. Interleave Burst Sequence (LBO = V_{CC})

Note: The burst count sequence wraps around to the initial address after a full count is completed.

Table 8. Linear Burst Sequence (LBO = GND)

Note: The burst count sequence wraps around to the initial address after a full count is completed.

Read or Write operations can be initiated with ADSC instead of ADSP. The differences of these inputs are noted as:

1.ADSP must be HIGH when ADSC is asserted LOW to initiate a cycle with ADSC.

2.All Write Enable signals are sampled on the positive going clock edge that samples ADSC LOW (with ADSP HIGH).

3.ADSP is blocked when CE1 is HIGH. The M63532P can be selected with either ADSP or ADSC, but can only be deselected with ADSC when CE1 is HIGH.

GENERAL APPLICATION

The M63532P providesan architecturefor building a 32Kx64-bitburstable L2 data cache SRAM array (256K bytes) by using only two (2) devices. Four (4) devices are needed to provide a 512K byte cache (see Figure 9 and Figure 10). The M63532P BRAM has three chip enables for easy depth expansion. The chip enablesare registered to allow contention free operation when implementing a 512K byte, dual-bank cache configuration.

Table 9. Write Pass-Thru Truth Table

Notes: 1. Previous cycle (x) can be either Burst or Non-burst.

2. \overline{CE} = Lmeans all Chip Enable inputs are True. \overline{CE} = H means one or more Chip Enable inputs are False such that the device is deselected.

3. Write data Pass-Thru will occur when a Read cycle at address (y) is preceded by a Write cycle at address (x). Address (y) will
be registered as the new address, and data written at address (x) will appear on the outputs bus at all times.

4. BWE is LOW when one or more BWn inputs are LOW.

5. GW = LOW also writes all bytes giving identical results.

Table 10. Absolute Maximum Ratings

Notes: 1. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for

extended periods of time mayaffect reliability.
2. Accelerated life tests are performed with $V_{CC} = 4.2$ at 125°C

3. All pins except the V_{CC} pin. DC conditions only where V_{CC} for this parameter refers to the specified operating range of V_{CC}, where V_{CC} max. is 3.6 volts.

4. Output current absolute maximum rating is specified for one output at a time, not to exceed a duration of 1 second.

| Symbol | Parameter | Min | Typ. | Max | Unit | |
|-------------------------|-------------------------|-------------|----------|----------------|------|--|
| $V_{\rm CC}$ | Supply Voltage | 3.0 | 3.3 | 3.6 | | |
| GND | Supply Voltage | $\mathbf 0$ | Ω | Ω | | |
| $V_{\text{IH}}^{(3,5)}$ | Logic '1' Input Voltage | 2.0 | 3.0 | V_{CC} + 0.3 | | |
| V_{IHK} (3) | Logic '1' Clock only | 2.0 | 3.0 | 5.5 | V | |
| VII HZZ $^{(3)}$ | Logic '1' ZZ Input | 2.4 | 3.0 | V_{CC} + 0.3 | | |
| $V_{\text{IL}}^{(4,5)}$ | Logic '0' All Inputs | -0.3 | 0.2 | 0.8 | | |
| Vcco | Supply Voltage | Vcc | 3.3 | $V_{\rm CC}$ | V | |
| GND _Q | Supply Voltage | 0 | Ω | 0 | V | |

Table 11. Recommended DC Operating Conditions ^(1,2) (T_A = 0 to 70 °C)

Notes: 1. All voltages referenced to GND.

2. Minimum DC input levels are guaranteed at cycle times of 500ns.

3. V_{IH} max. = (V_{Cc} + 1.0) AC (pulse width ≤ tKC/2). Input current limit 200mA.

4. V_{IL} min. = -1.0V A

Table 12. DC Characteristics ($T_A = 0$ to 70 °C, $V_{CC} = 3.3V \pm 0.3V$)

Notes: 1. I_{CCA} measured as average AC current, with outputs open, V_{CC} max., t_{KC} (min) cycle 100%. All addresses are registered every other cycle.

2. Measured with $GND_{Q} \leq V \leq V_{CC}$ and outputs deselected.

3. All voltages referenced to GNDQ.

Table 13. Capacitance ⁽¹⁾ ($T_A = 25^\circ$ C, f = 1 MHz)

Notes: 1. Capacitances are sampled and not 100% tested.
2. Output buffers are deseleded.

Table 14. Termal Consideration

Table 15. AC Test Condition

Figure 3. AC Test Load Circuit (1)

Note: 1. Capacitive load consists of test environment.

10/20

| | | M63532P | | | | | | |
|---|---|----------------|----------------|----------------|------|----------------|------|--------------|
| Symbol | Parameter | -7 | | -8 | | -9 | | Units |
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{KC} | Cycle Time | 13.3 | | 15 | | 16.7 | | ns |
| t_{KQ} ⁽¹⁾ | Clock Access Time | | $\overline{7}$ | | 8 | | 9 | ns |
| $t_{\text{OEQ}}^{\left(1\right)}$ | Output Enable Access Time | | 5 | | 6 | | 6 | ns |
| t KQLZ $(2, 5)$ | Clock High to Q Active (Low-Z) | $\overline{2}$ | | $\overline{2}$ | | \overline{c} | | ns |
| t_{KQX} ⁽¹⁾ | Clock High to Q Change | $\overline{2}$ | | 2 | | $\overline{2}$ | | ns |
| t OELZ ^{$(2, 5)$} | Output Enable to Output Active | 0 | | $\mathbf 0$ | | 0 | | ns |
| t_{KQHZ} ^(2, 5) | Clock High to Q High-Z | | 5 | | 6 | | 6 | ns |
| t OEHZ ^{$(2, 5)$} | Output Disable to Q High-Z | | 5 | | 6 | | 6 | ns |
| t_{KH} $^{(3)}$ | Clock High Pulse Width | 4.5 | | 5.5 | | 6 | | ns |
| t_{KL} $^{(3)}$ | Clock Low Pulse Width | 4.5 | | 5.5 | | 6 | | ns |
| t_{AS} ⁽⁴⁾ | Address Set-up Time | 2.5 | | 2.5 | | 2.5 | | ns |
| t_ADSS $^{(4)}$ | Address Status Set-up Time | 2.5 | | 2.5 | | 2.5 | | ns |
| t_{DS} ⁽⁴⁾ | Data In Set-up Time | 2.5 | | 2.5 | | 2.5 | | ns |
| t_{WS} $^{(4)}$ | Write/ Read Set-up Time | 2.5 | | 2.5 | | 2.5 | | ns |
| $t_{\text{AAS}}^{(4)}$ | Address Advance Set-up Time | 2.5 | | 2.5 | | 2.5 | | ns |
| t CES ⁽⁴⁾ | Chip Enable Valid Set-up Time | 2.5 | | 2.5 | | 2.5 | | ns |
| t_{AH} ⁽⁴⁾ | Address Hold Time | 0.5 | | 0.5 | | 0.5 | | ns |
| $t_{\sf ADSH}$ ⁽⁴⁾ | Address Status Hold Time | 0.5 | | 0.5 | | 0.5 | | ns |
| t_{DH} ⁽⁴⁾ | Data In Hold Time | 0.5 | | 0.5 | | 0.5 | | ns |
| t_{WH} ⁽⁴⁾ | Write / Read Hold Time | 0.5 | | 0.5 | | 0.5 | | ns |
| $t_{\sf AAH}$ $^{(4)}$ | Address Advance Hold Time | 0.5 | | 0.5 | | 0.5 | | ns |
| $t_{\sf CEH}$ ⁽⁴⁾ | Chip Enable Hold Time | 0.5 | | 0.5 | | 0.5 | | ns |
| t_{CFG} $^{(6)}$ | Configuration Set-up Time Prior to Device Operation | 50 | | 50 | | 50 | | ns |

Table 16. Read/Write AC Characteristics ($T_A = 0$ to 70 °C, $V_{CC} = 3.3V \pm 0.3V$)

Notes: 1. Measured with load as shown in Figure 3A. 2. Transition is measured ± 200mV from steady-state voltage with load as shown in Figure 3B. This parameter is sampled and not 100% tested.

3. This parameter is characterized and guaranteed and not 100% tested. 4. This is a synchronous device requiring that all inputs must meet the specified set-up and hold times with stable logic levels for all rising edges of the clock input (K).

5. At any given temperat<u>ure</u> or voltage condition, t_{KHQZ} is less than t_{KQLZ}, and t_{OEHZ} is less than t_{OELZ}.
6. Configuration signal LBO is static and must not change during normal operation.

Figure 4. Configuration Timing

Table 17. ZZ Mode Data Retention Characteristics (1)

 $(T_A = 0 \text{ to } 70 \text{ °C}, V_{CC} = 3.3V \pm 0.3V)$

Notes: 1. The ZZ input pin is an asynchronous input asserted active HIGH. Any access pending when entering Snooze Mode is not
considered valid, and completion of the operation is not guaranteed. Snooze Mode must not be ini

2. The assertion of ZZ allows the SRAM to enter a low power standby mode. Data integrity is guaranteed. All pins including the ZZ input = V_{IN} ≥ (Vcc –0.2V) or (GND ± 0.2V).

3. Chip Enables must remain False for the duration of tzzREC after the ZZ input returns LOW. Both ADSP and ADSC must
remain HIGH during tzzREC.

Figure 6. Burst Read Cycle Timing (3)

Notes: 1. Q (A2) represents the first output data from the base address A2. Q (A2+1) is the next output data in the burst read sequence
with A2 as the base address. This is followed by subsequent bursts of output data Q(A2

HIGH while CE2 is LOW.

3. This diagram shows the device as deselected at the beginning the timing sequence.

Notes: 1. D (A2) represents the first input data for the base address A2. D (A2+1) is the next input data in the burst write sequence with
A2 as the base address. This is followed by subsequent bursts of input data D(A2+2)

HIGH while CE2 is LOW.

3. ADV must be HIGH to permit a Write operation to the loaded address when using ADSP to load the external address.

4. OE must beHIGH prior to <u>the i</u>nput data set-up and held HIGH at lea<u>st tDH. This prev</u>ents data bus contention.
5. All bytes are written when GW is sampled LOW ,or GW is HIGH and BWE=BW1-BW4=LOW.

Notes: 1. In this diagram all Chip Enables have identical timing to CE1. CE1 and CE3 are LOW while CE2 is HIGH. CE1 and CE3 are
HIGH while CE2 is LOW.
2. GW is HIGH throughout this timing diagram.
3. Back-to-back Read c

4. Read pass-thru occurs when a Write cycle is followed by a subsequent Read cycle where the previously written data appears at the outputs in the same clock cycle that initiated the Read operation. OE controls the data bus at all times when the device is selected.

Figure 10. 512K Byte Cache Example

ORDERING INFORMATION SCHEME

For a list of available options (Speed, Package, etc...) refer to the current Memory Shortform catalogue. For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

TQFP100 - 100 lead Plastic Thin Quad Flatpack, 14 x 20mm

TQFP100

Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No
license is granted by implication or otherwise under any patent or patent right written approval of SGS-THOMSON Microelectronics.

1996 SGS-THOMSON Microelectronics - All Rights Reserved

 BRAM is a registered trademark of SGS-THOMSON Microelectronics i486 and PENTIUM are trademarks of Intel Corp. Power PC is a trademark of IBM, Corp.

SGS-THOMSON Microelectronics GROUP OF COMPANIES - Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.

20/20